


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide



[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used [software](#) [hardware](#) [TLB](#) [emulation](#) [host](#) [instruction](#)

Found 64 of 171,143

Sort results by


[Save results to a Binder](#)
[Try an Advanced Search](#)

Display results


[Search Tips](#)
[Try this search in The ACM Guide](#)
☐ Open results in a new window

Results 1 - 20 of 64

 Result page: [1](#) [2](#) [3](#) [4](#) [next](#)

 Relevance scale ☐ ☐ ☐ ☐ ☐

### 1 [Trace-driven memory simulation: a survey](#)



Richard A. Uhlig, Trevor N. Mudge

 June 1997 **ACM Computing Surveys (CSUR)**, Volume 29 Issue 2

Publisher: ACM Press

 Full text available: [pdf\(636.11 KB\)](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

As the gap between processor and memory speeds continues to widen, methods for evaluating memory system designs before they are implemented in hardware are becoming increasingly important. One such method, trace-driven memory simulation, has been the subject of intense interest among researchers and has, as a result, enjoyed rapid development and substantial improvements during the past decade. This article surveys and analyzes these developments by establishing criteria for evaluating trac ...

**Keywords:** TLBs, caches, memory management, memory simulation, trace-driven simulation

### 2 [Shade: a fast instruction-set simulator for execution profiling](#)



Bob Cmelik, David Keppel

 May 1994 **ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems SIGMETRICS '94**, Volume 22 Issue 1

Publisher: ACM Press

 Full text available: [pdf\(1.28 MB\)](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Tracing tools are used widely to help analyze, design, and tune both hardware and software systems. This paper describes a tool called Shade which combines efficient instruction-set simulation with a flexible, extensible trace generation capability. Efficiency is achieved by dynamically compiling and caching code to simulate and trace the application program. The user may control the extent of tracing in a variety of ways; arbitrarily detailed application state information may be collected ...

### 3 [Disco: running commodity operating systems on scalable multiprocessors](#)



Edouard Bugnion, Scott Devine, Kinshuk Govil, Mendel Rosenblum

 November 1997 **ACM Transactions on Computer Systems (TOCS)**, Volume 15 Issue 4

Publisher: ACM Press

Full text available:  [pdf\(400.76 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

In this article we examine the problem of extending modern operating systems to run efficiently on large-scale shared-memory multiprocessors without a large implementation effort. Our approach brings back an idea popular in the 1970s: virtual machine monitors. We use virtual machines to run multiple commodity operating systems on a scalable multiprocessor. This solution addresses many of the challenges facing the system software for these machines. We demonstrate our approach with a prototy ...

**Keywords:** scalable multiprocessors, virtual machines

#### 4 Implementation aspects of a SPARC V9 complete machine simulator

Bill Clarke, Adam Czezowski, Peter Strazdins

January 2002 **Australian Computer Science Communications , Proceedings of the twenty-fifth Australasian conference on Computer science - Volume 4 CRPITS '02**, Volume 24 Issue 1

**Publisher:** Australian Computer Society, Inc. , IEEE Computer Society Press

Full text available:  [pdf\(1.33 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In this paper we present work in progress in the development of a complete machine simulator for the UltraSPARC, an implementation of the SPARC V9 architecture. The complexity of the UltraSPARC ISA presents many challenges in developing a reliable and yet reasonably efficient implementation of such a simulator. Our implementation includes a heavily object-oriented design for the simulator modules and infrastructure, caching of repeated computations for performance, adding an OS (system call) emu ...

**Keywords:** SMP, SPARC V9 ISA, UltraSPARC, complete machine simulator, execution-driven simulation, object-oriented design

#### 5 Disco: running commodity operating systems on scalable multiprocessors



Edouard Bugnion, Scott Devine, Mendel Rosenblum

October 1997 **ACM SIGOPS Operating Systems Review , Proceedings of the sixteenth ACM symposium on Operating systems principles SOSP '97**, Volume 31 Issue 5

**Publisher:** ACM Press

Full text available:  [pdf\(2.30 MB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)


#### 6 Devirtualizable virtual machines enabling general, single-node, online maintenance



David E. Lowell, Yasushi Saito, Eileen J. Samberg

October 2004 **ACM SIGARCH Computer Architecture News , ACM SIGOPS Operating Systems Review , ACM SIGPLAN Notices , Proceedings of the 11th international conference on Architectural support for programming languages and operating systems ASPLOS-XI**, Volume 32 , 38 , 39 Issue 5 , 5 , 11

**Publisher:** ACM Press

Full text available:  [pdf\(174.01 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Maintenance is the dominant source of downtime at high availability sites. Unfortunately, the dominant mechanism for reducing this downtime, cluster rolling upgrade, has two shortcomings that have prevented its broad acceptance. First, cluster-style maintenance over many nodes is typically performed a few nodes at a time, making maintenance slow and often impractical. Second, cluster-style maintenance does not work on single-node systems, despite the fact that their unavailability during mainte ...

**Keywords:** availability, online maintenance, planned downtime, virtual machines

7 Instruction fetching: coping with code bloat



Richard Uhlig, David Nagle, Trevor Mudge, Stuart Sechrest, Joel Emer  
May 1995 **ACM SIGARCH Computer Architecture News , Proceedings of the 22nd annual international symposium on Computer architecture ISCA '95**, Volume 23 Issue 2

**Publisher:** ACM Press

Full text available: pdf(1.47 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Previous research has shown that the SPEC benchmarks achieve low miss ratios in relatively small instruction caches. This paper presents evidence that current software-development practices produce applications that exhibit substantially higher instruction-cache miss ratios than do the SPEC benchmarks. To represent these trends, we have assembled a collection of applications, called the Instruction Benchmark Suite (IBS), that provides a better test of instruction-cache performance. We discuss th ...

8 Compilation and run-time systems: DELI: a new run-time control point



Giuseppe Desoli, Nikolay Mateev, Evelyn Duesterwald, Paolo Faraboschi, Joseph A. Fisher  
November 2002 **Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture**

**Publisher:** IEEE Computer Society Press

Full text available: pdf(1.27 MB) [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The Dynamic Execution Layer Interface (DELI) offers the following unique capability: it provides fine-grain control over the execution of programs, by allowing its clients to observe and optionally manipulate every single instruction---at run time---just before it runs. DELI accomplishes this by opening up an interface to the layer between the execution of software and hardware. To avoid the slowdown, DELI caches a private copy of the executed code and always runs out of its own private cache. In ...

9 Trap-driven memory simulation with Tapeworm II



Richard Uhlig, David Nagle, Trevor Mudge, Stuart Sechrest  
January 1997 **ACM Transactions on Modeling and Computer Simulation (TOMACS)**, Volume 7 Issue 1

**Publisher:** ACM Press

Full text available: pdf(630.91 KB)

Additional Information: [full citation](#), [references](#), [index terms](#)

**Keywords:** Cache, TLB, memory system, simulation, trace-driven simulation, trap-driven simulation

10 Virtual machine monitors: Xen and the art of virtualization



Paul Barham, Boris Dragovic, Keir Fraser, Steven Hand, Tim Harris, Alex Ho, Rolf Neugebauer, Ian Pratt, Andrew Warfield  
October 2003 **Proceedings of the nineteenth ACM symposium on Operating systems principles**

**Publisher:** ACM Press

Full text available: pdf(168.76 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Numerous systems have been designed which use virtualization to subdivide the ample

resources of a modern computer. Some require specialized hardware, or cannot support commodity operating systems. Some target 100% binary compatibility at the expense of performance. Others sacrifice security or functionality for speed. Few offer resource isolation or performance guarantees; most provide only best-effort provisioning, risking denial of service. This paper presents Xen, an x86 virtual machine monitor ...

**Keywords:** hypervisors, paravirtualization, virtual machine monitors

# 11 Virtual machines: Scale and performance in the Denali isolation kernel



Andrew Whitaker, Marianne Shaw, Steven D. Gribble

December 2002 **ACM SIGOPS Operating Systems Review**, Volume 36 Issue SI

**Publisher:** ACM Press

Full text available: pdf(1.91 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

This paper describes the Denali isolation kernel, an operating system architecture that safely multiplexes a large number of untrusted Internet services on shared hardware. Denali's goal is to allow new Internet services to be "pushed" into third party infrastructure, relieving Internet service authors from the burden of acquiring and maintaining physical infrastructure. Our isolation kernel exposes a virtual machine abstraction, but unlike conventional virtual machine monitors, Denali does not ...

# 12 Exokernel: an operating system architecture for application-level resource management



D. R. Engler, M. F. Kaashoek, J. O'Toole

December 1995 **ACM SIGOPS Operating Systems Review , Proceedings of the fifteenth ACM symposium on Operating systems principles SOSP '95**, Volume 29 Issue 5

**Publisher:** ACM Press

Full text available: pdf(2.16 MB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

# 13 Trap-driven simulation with Tapeworm II



Richard Uhlig, David Nagle, Trevor Mudge, Stuart Sechrest

November 1994 **ACM SIGPLAN Notices , ACM SIGOPS Operating Systems Review , Proceedings of the sixth international conference on Architectural support for programming languages and operating systems ASPLOS-VI**, Volume 29 , 28 Issue 11 , 5

**Publisher:** ACM Press

Full text available: pdf(1.45 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Tapeworm II is a software-based simulation tool that evaluates the cache and TLB performance of multiple-task and operating system intensive workloads. Tapeworm resides in an OS kernel and causes a host machine's hardware to drive simulations with kernel traps instead of with address traces, as is conventionally done. This allows Tapeworm to quickly and accurately capture complete memory referencing behavior with a limited degradation in overall system performance. This paper compares trap- ...

**Keywords:** TLB, cache, memory system, trace-driven simulation, trap-driven simulation

# 14 Binary translation and architecture convergence issues for IBM system/390



Michael Gschwind, Kemal Ebcioglu, Erik Altman, Sumedh Sathaye

May 2000 **Proceedings of the 14th international conference on Supercomputing**

**Publisher:** ACM Press

Full text available:  [pdf\(1.44 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

We describe the design issues in an implementation of the ESA/390 architecture based on binary translation to a very long instruction word (VLIW) processor. During binary translation, complex ESA/390 instructions are decomposed into instruction "primitives" which are then scheduled onto a wide-issue machine. The aim is to achieve high instruction level parallelism due to the increased scheduling and optimization opportunities which can be exploited by binary translation software ...

15 Using the SimOS machine simulator to study complex computer systems



Mendel Rosenblum, Edouard Bugnion, Scott Devine, Stephen A. Herrod  
January 1997 **ACM Transactions on Modeling and Computer Simulation (TOMACS)**,  
Volume 7 Issue 1

**Publisher:** ACM Press

Full text available:  [pdf\(731.76 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#),  
[review](#)

**Keywords:** computer architecture, computer simulation, computer system performance analysis, operating systems

16 Workshop on architectural support for security and anti-virus (WASSA): Towards the issues in architectural support for protection of software execution



Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, Mrinmoy Ghosh  
March 2005 **ACM SIGARCH Computer Architecture News**, Volume 33 Issue 1

**Publisher:** ACM Press

Full text available:  [pdf\(436.30 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Recently, there is a growing interest in the research community to employ tamper-resistant processors for software protection. Many of these proposed systems rely on a specially tailored secure processor to prevent 1) illegal software duplication, 2) unauthorized software modification, and 3) unauthorized software reverse engineering. Most of these works primarily focus on the feasibility demonstration and design details rather than trying to elucidate many fundamental issues that are either "el ...

**Keywords:** attack, copy protection, encryption, security, tamper resistance

17 Improving the reliability of commodity operating systems



Michael M. Swift, Brian N. Bershad, Henry M. Levy  
February 2005 **ACM Transactions on Computer Systems (TOCS)**, Volume 23 Issue 1

**Publisher:** ACM Press

Full text available:  [pdf\(459.98 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Despite decades of research in extensible operating system technology, extensions such as device drivers remain a significant cause of system failures. In Windows XP, for example, drivers account for 85% of recently reported failures. This article describes Nooks, a *reliability subsystem* that seeks to greatly enhance operating system (OS) reliability by isolating the OS from driver failures. The Nooks approach is practical: rather than guaranteeing complete fault tolerance through ...

**Keywords:** I/O, Recovery, device drivers, protection, virtual memory

18 Embra: fast and flexible machine simulation





Emmett Witchel, Mendel Rosenblum

May 1996 **ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems SIGMETRICS '96**, Volume 24 Issue 1

**Publisher:** ACM Press

Full text available: [pdf\(1.83 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper describes Embra, a simulator for the processors, caches, and memory systems of uniprocessors and cache-coherent multiprocessors. When running as part of the SimOS simulation environment, Embra models the processors of a MIPS R3000/R4000 machine faithfully enough to run a commercial operating system and arbitrary user applications. To achieve high simulation speed, Embra uses dynamic binary translation to generate code sequences which simulate the workload. It is the first machine simu ...

## 19 Efficient instruction cache simulation and execution profiling with a threaded-code interpreter



Peter S. Magnusson

December 1997 **Proceedings of the 29th conference on Winter simulation**

**Publisher:** ACM Press

Full text available: [pdf\(912.22 KB\)](#)

Additional Information: [full citation](#), [references](#), [index terms](#)

## 20 Virtual machine monitors: Implementing an untrusted operating system on trusted hardware



David Lie, Chandramohan A. Thekkath, Mark Horowitz

October 2003 **Proceedings of the nineteenth ACM symposium on Operating systems principles**

**Publisher:** ACM Press

Full text available: [pdf\(280.87 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Recently, there has been considerable interest in providing "trusted computing platforms" using hardware~----~TCPA and Palladium being the most publicly visible examples. In this paper we discuss our experience with building such a platform using a traditional time-sharing operating system executing on XOM~----~a processor architecture that provides copy protection and tamper-resistance functions. In XOM, only the processor is trusted; main memory and the operating system are not trusted. Our opera ...

**Keywords:** XOM, XOMOS, untrusted operating systems

Results 1 - 20 of 64

Result page: [1](#) [2](#) [3](#) [4](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	224177	software	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S2	204630	hardware	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S3	249	DLAT	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S4	2787	TLB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S5	777140	target address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S6	397761	host instruction	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S7	24325	emulat\$4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S8	86440	S1 and S2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S9	51	S8 and S3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58

## EAST Search History

S10	14	S9 and S4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S11	14	S10 and S5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S12	12	S11 and S6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S13	3	S12 and S7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S14	477344	software	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S15	370232	hardware	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S16	270	DLAT	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S17	4241	TLB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S18	1184154	target address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S19	624476	host instruction	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58



## EAST Search History

S20	40182	emulat\$4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S21	477344	software	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S22	370232	hardware	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S23	203499	S21 and S22	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S24	270	DLAT	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S25	203499	S21 and S22	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S26	57	S25 and S24	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:58
S27	4241	TLB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S28	57	S25 and S24	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S29	15	S28 and S27	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59

## EAST Search History

S30	1184154	target address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S31	15	S28 and S27	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S32	15	S31 and S30	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S33	624476	host instruction	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S34	15	S31 and S30	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S35	12	S34 and S33	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S36	40182	emulat\$4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S37	12	S34 and S33	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S38	3	S37 and S36	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 14:59
S39	35	((((translation adj lookaside adj buffer) or TLB) same (consisten\$4 or coheren\$4) same (software or hardware) same instruction\$2)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/11/09 15:00

## EAST Search History

S40	0	S35 and S39	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S41	33	(kelly near edmund).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S42	18	(cmelik near robert).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S43	16	(wing near malcolm).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S44	41	S41 or S42 or S43	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S45	0	S39 and S44	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S46	33	(kelly near edmund).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S47	20	(cmelik near robert).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S48	17	(wing near malcolm).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S49	33	(kelly near edmund).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23

## EAST Search History

S50	20	(cmelik near robert).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S51	17	(wing near malcolm).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S52	43	S49 or S50 or S51	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:23
S53	529265	software	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S54	405367	hardware	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S55	273	DLAT	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S56	4526	TLB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S57	1267650	target address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S58	669119	host instruction	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S59	43391	emulat\$4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24

## EAST Search History

S60	229138	S53 and S54	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S61	57	S60 and S55	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S62	15	S61 and S56	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S63	15	S62 and S57	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S64	12	S63 and S58	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S65	3	S64 and S59	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S66	529265	software	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S67	405367	hardware	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S68	273	DLAT	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S69	229138	S66 and S67	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24

## EAST Search History

S70	4526	TLB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S71	57	S69 and S68	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S72	1267650	target address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S73	15	S71 and S70	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S74	669119	host instruction	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S75	15	S73 and S72	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S76	12	S75 and S74	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S77	40	(((translation adj lookaside adj buffer) or TLB) same (consisten\$4 or coheren\$4) same (software or hardware) same instruction\$2)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S78	0	S76 and S77	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
S79	43	S49 or S50 or S51	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24

## EAST Search History

S80	0	S77 and S79	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/05/10 12:24
-----	---	-------------	---	----	-----	------------------